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Abstract
This document describes ISIM, the simulator for the Impulse Adaptable Memory System. Im­
pulse adds two new features to a conventional memory system. First, it supports a configurable, 
extra level of address remapping at the memory controller. Second, it supports prefetching at the 
memory controller. Consequently, two new units, a remapping controller and a memory controller 
cache, are added to a traditional memory system to support the new Impulse features. ISIM is based 
on Paint, a PA-RISC instruction set interpreter. ISIM extends Paint with a detailed Impulse mem­
ory system model which includes a primary data cache, a secondary data cache, a system bus, an 
Impulse memory controller, and a renovated DRAM backend.
Note that this document focuses on the Impulse extensions only. The reader should consult the 
Paint technical report [2] for an overview of the Paint simulation environment and terminology.
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1  I n t r o d u c t i o n
This document describes the memory system modeled in ISIM — the simulator developed for the 
Impulse Adaptable Memory System Project. The goal of the Impulse project is to build an adaptable 
memory controller that can significantly increase processor cache and system memory bus utiliza­
tion. The Impulse memory system adds two important features to a traditional memory system. 
First, Impulse supports application-specific optimizations through configurable physical address 
remapping. By remapping physical addresses, applications can control how their data are accessed 
and cached, thereby improving their cache and system memory bus utilization. Second, Impulse 
supports prefetching at the memory controller. By prefetching data at the memory controller, the 
Impulse memory system can hide much of the memory access latency. This document requires that 
readers know the basics of the Impulse project. For an overview of Impulse and its terminology, 
please read the appropriate Impulse document [1].
The PAINT [2] simulator has been extended to support the Impulse project. Paint interprets the 
PA-RISC 1.1 instruction set. It models a variation of a 120MHz, single-issue, HP PA-RISC 1.1 
processor running a BSD-based micro-kernel. Paint supports multiprogramming and models both 
kernel and user code. Impulse extensions include a virtually indexed, physically tagged first-level 
cache with an optional assist cache and an optional victim cache; a physically indexed, physically 
tagged second-level cache; an HP Runway bus and the Impulse memory system derived from the 
HP Kitty Hawk memory system. Note that this document focuses on the Impulse extensions only. 
The reader should consult the Paint technical report [2] for an overview of the Paint simulation 
environment and terminology. ........... .
The rest of this document is organized as follows. Section 2 briefly explains how the Impulse 
memory system fits in the system and how it communicates with other components in the system — 
processors, I/O adapters, etc. Section 3 presents the top-level architecture of the Impulse memory 
system and describes the functionality of each major component. The details of these components 
are presented in successive sections. Section 4 talks about the master memory controller (MMC) 
and the performance model. Section 5 details the design of the Impulse remapping controller. Sec­
tion 6 describes memory controller-based prefetching (MC-based prefetching) and its related mem­
ory controller cache (MCache). Section 7.2 elaborates how the memory controller TLB (MTLB) 
works. . .
The Impulse project is still in an early stage. Many questions need to be answered in the future. 
In each section, the second to last subsection is used to list the problems, missing parts, and future 
work that are related to that section. One goal of this document is to assist the reader in running 
ISIM and reading the source code of ISIM. The last subsection in each section is used to list the 
source files containing the relevant source code and the configurable parameters belonging to the 
component described in that section.
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2 System Overview
Figure 1 shows an example of the computer systems simulated by ISIM. This example contains 
two CPUs, a dual I/O adapter, and a master memory controller (MMC) that are all connected to­
gether through a system memory bus. The MMC controls a DRAM Backend that contains a DRAM 
Scheduler and some DRAM chips.
COH = Coherency Signal Lines 
MMC = Master Memory Controller 
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: Figure 1: System Block Diagram
The system memory bus is a split-transaction, time-multiplexed address and data bus. It includes 
an address and data bus, master ID bus, transaction ID bus, and control signal bus. The CLIENT_OP 
bus is used for flow control and memory arbitration. The ARB_OUT/ARB JN  bus is used for mem­
ory arbitration. The COH bus sends coherency report from each CPU or I/O adapter to the MMC.
The MMC acts as the host of the system memory bus. Each CPU or I/O adapter connected to 
the system memory bus is called a bus module. This system supports multiple outstanding split- 
transactions per bus module and uses an efficient distributed, pipelined arbitration scheme, a pre­
dictive flow control mechanism, and a snoopy coherency protocol.
The master ID and transaction ID signals support multiple outstanding split-transactions by uni­
quely tagging all transactions. The MMC implements predicative flow control by specifying what 
types of transactions can be started at any time and driving the special CLIENT.OP bus accord­
ingly. The distributed, pipelined arbitration is implemented using dedicated unidirectional wires 
(ARB_OUT and ARB_IN) from each bus module to other bus modules. Coherency is maintained 
by having all bus modules report coherency status on the dedicated unidirectional wires (COH) to 
the MMC. The MMC calculates the coherency response and sends coherency result through the 
CLIENT_OP bus along with the return data.
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The width and frequency of the system memory bus are configurable. The number of bus mod­
ules that the system memory bus can support completely depends on the number of the master ID 
signals. The dedicated wires for flow control, coherency checks, and memory arbitration also limit 
the total number of bus modules that a system can have.
2.1 Split-Transaction
All read transactions are split-transactions. A read transaction is initiated by transmitting the en­
coded header, which includes the address, the issuer’s master ID, and a unique transaction ID, to 
all other bus modules. The issuing bus module then relinquishes control of the system memory bus, 
allowing other bus modules to issue their transactions. When the data are available, the bus module 
supplying the data, typically the MMC, arbitrates for the system bus, then transmits the data along 
with the master ID and unique transaction ID so that the original issuer can match the data with a 
particular request.
Write transactions are not split, since the issuer has the data that it wants to write. The single­
cycle transaction header is followed immediately by the data. From the CPU’s perspective, a write 
transaction is retired right after the written data have been sent. But from the MMC’s perspective, 
it is not retired until the data has been written into physical memory. By appropriately driving the 
CLIENT_OP bus, the MMC ensures that the same transaction ID will not be reused before a write 
is retired at MMC.
The maximum number of outstanding transactions each bus module can support is limited by 
the transaction ID signals in the system memory bus. For example, if there are only six transaction 
ID signals, each bus module is allowed to have at most 64 transactions in progress at one time.
2.2 A rbitration
The system memory bus uses a distributed, pipelined two-state arbitration scheme in which the de­
termination of the arbitration winner is distributed among all bus modules on the system bus.
Each bus module drives a unique arbitration request signal and receives other bus modules’ arbi­
tration signals. On the first cycle, all interested parties assert their arbitration signals and the MMC 
drives the CLIENT_OP control signals indicating flow control information such as whether all bus 
modules will be preempted by a memory data return. During the second cycle, all bus modules 
evaluate the information received and make a unanimous decision about who has gained owner­
ship of the system bus. On the third cycle, the bus module that won arbitration drives the system 
bus.
The latency between arbitration and bus access is two cycles. Once a bus module wins arbitra­
tion, it may optionally assert a special long transaction signal to extend bus ownership for a lim­
ited number of cycles for certain transactions. To maximize bus utilization, arbitration is pipelined: 
while arbitration can be asserted at any cycle, it is only effective for the selection of the next bus 
owner two cycles before the current bus owner releases the system bus.
Arbitration priority is designed to maintain fairness while delivering optimal performance. The 
highest arbitration priority is always given to the current bus owner through use of the long transac­
tion signal, so that the current owner can finish whatever transaction it started. Since the data return 
is the completion of a previous split read request, it is likely that the requester is stalled waiting for 
the data and the data return will allow the requester to continue processing. Therefore, the second 
highest priority is given to the MMC for sending out data returns, using the CLIENT_OP bus to 
take control of the system bus. The third highest priority goes to the I/O adapter, which requests
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the system bus relatively infrequently, but needs low latency when it does. The lowest priority is 
assigned to the processors, which use a round-robin algorithm to take turns using the bus.
The arbitration protocol is implemented in such a way that higher-priority bus modules do not 
have to look at the arbitration request signals of lower-priority bus modules, thus saving pins and 
reducing costs. A side effect is that the arbitration of low-priority bus modules involves fewer mod­
ules than that of high-priority ones when the system bus is idle. This simplifies arbitration of the 
processors, which are the main consumers of the system bus, and does not hinder the MMC since 
it can predict when it will need the system bus for data return and can start arbitrating sufficiently 
early to account for the delay in arbitration. ■ - i v
2.3 Predictive Flow Control ; !
Any live transaction on the system memory bus is never aborted or retired. So each bus module has 
to ensure it is safe to initiate a new transaction on the system bus. The CLIENT_OP bus is used to 
communicate what transactions can safely be initiated. Since the system bus is heavily pipelined, 
there are many queues in the MMC, processors, and I/O adapters to hold transactions until they can 
be processed. The CLIENT_OP bus is used to communicate whether there is sufficient room in these 
queues to receive a particular kind of transaction. Through various means, the MMC keeps track 
of how much room is remaining in these queues and restricts new transactions when a particular 
queue is critically full. For the purpose of flow control, a queue is considered “critically full” if the 
number of remaining slots in the queue is less than the number of transactions being started in the 
pipeline plus one more. “One more” is counted because CLIENT_OP can not stop the current bus 
arbitration winner from issuing a transaction. Since the memory controller “predicts” when a queue 
needs to stop accepting new transactions to avoid overflow, this is called predictive flow  control.
The primary benefit of predictive flow control is greatly reduced complexity, since bus mod­
ules no longer have to provide the capability of retrying an aborted transaction. This also improves 
bandwidth since each transaction is issued on the system bus exactly once. A secondary benefit of 
predictive flow control is faster completion of transactions that must be issued and received in order, 
particularly writes to I/O devices. If a transaction is allowed to abort, the second serially dependent 
transaction cannot be issued until the first transaction is guaranteed to complete. Normally, a trans­
action can not be guaranteed to complete until after the receiving bus module has had enough time 
to look at the transaction and check the state of its queues for room, which is at least several cycles 
into the transaction. With predictive flow control, the issuing bus module knows when it wins ar­
bitration that will make the first transaction be issued successfully and so it can immediately start 
arbitrating for the second transaction.
2.4 Coherency
A snoopy protocol maintains cache coherency among processors and I/O bus modules with a mini­
mum amount of bus traffic. It minimizes the processor complexity required to support snoopy mul­
tiprocessing at the expense of the MMC complexity.
Whenever a coherent transaction is issued on the system bus, each processor or I/O adapter (act­
ing as a third party) performs a snoop, or coherency check, using the physical address (and virtual 
index if only virtually indexed first level cache is used in the processors). Each bus module then 
sends its coherency check status directly to the MMC on dedicated COH signal lines. A coherency 
status of COH_OK, means either the cache line is absent or the cache line has been invalidated. 
A coherency status of COH_SHR means that the cache line is either already shared or has been
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changed to be shared after this coherency check. A coherency status of COFLCPY means that the 
third party has a modified copy of the cache line and will send the cache line directly to the requester.
After the MMC receives coherency status reports from every bus module, it will return memory 
data to the requester if the coherency status reports consist of only COHLOK or COH_SHR. If any 
bus module signals COHJSHR, the MMC will inform the requester to mark the line shared on the 
CLIENT_OP bus during the data return. If any bus module signals COH_CPY, however, the MMC 
will discard the memory data and wait for the third party to send the modified cache line directly 
to the requester in a cache-to-cache write transaction. The memory controller will also write the 
modified data into memory so that the requester can mark the line clean instead of dirty, freeing the 
requester from a subsequent write-back transaction if the line has to be cast out.
This coherency protocol supports multiple outstanding coherency checks and allows each bus 
module to signal coherency status at its own rate rather than at a fixed latency. Each bus module 
maintains a queue of coherent transactions received from the system bus to be processed in first-in- 
first-out order at a time convenient for the bus module. A read transaction in the MMC usually starts 
accessing memory before its coherency check completes (explained in section 4). As long as the 
coherency response is signaled before data are available from the MMC, delaying the coherency 
check will not increase memory latency. This flexibility allows the CPUs to implement a simple 
algorithm to schedule their coherency checks to minimize conflicts with the instruction pipeline 
for cache access.
2.5 Thoughts and Problems
What memory system will the Impulse memory system be based if we move to RSIM? Can Impulse 
technology be used on distributed share-memory architectures? How will things be different in a 
system with directory-based coherency protocol?
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3 Memory System Overview
The Impulse memory system is constructed from five major components: the Master Memory Con­
troller (MMC), DRAM Dispatcher, Slave Memory Controllers (SMC), Data Accumulate/Mux chip, 
and plug-in memory modules -  DRAM chips. The DRAM dispatcher, SMCs, and the connecting 
wires between them -  RAM Address bus (RA bus) -  constitute the DRAM scheduler shown in Fig­
ure 2. An Impulse memory system contains exactly one MMC and one DRAM dispatcher, but can 
have multiple SMCs, multiple RA busses, and multiple plug in memory modules. Figure 2 shows a 
simple configuration with two S A busses, two SD busses, two MD busses, two RA busses, four RD 
busses, two Accumulate/Mux chips, four SMCs, and eight memory banks. Note that the DRAM 
dispatcher and SMCs don’t have to be in different chips. Figure 2 just shows them in a way easy 
to understand. Whether or not to implement the DRAM scheduler in a single chip is currently an 
open question. . .
System Memory Bus
Figure 2: Impulse Memory System Block Diagram
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3.1 M aster Memory Controller and Slave Busses
The Master Memory Controller is the core of the Impulse memory system. It communicates with 
the processors and I/O adapters over the system memory bus, translates shadow addresses into phys­
ical DRAM addresses and generates DRAM accesses.
The MMC sends requests to the DRAM backend via Slave Address busses (SA bus) and passes 
data from or to the DRAM backend via Slave Data busses (SD bus). In the simulator, the number 
of SA busses or SD busses can vary from one to the number of shadow descriptors1 plus one. If 
there is only one SA bus or SD bus, both non-shadow accesses and shadow accesses will share 
it. If there are two SA busses or SD busses, non-shadow accesses will use one exclusively and 
shadow accesses will use the other one exclusively. If there are more than two SA busses or SD 
busses, one will be exclusively used by non-shadow accesses and each of the rest will be used by 
a subset of the shadow descriptors. If the maximum configuration (one plus the number of shadow 
descriptors) is used, each shadow descriptor will exclusively use one and non-shadow accesses will 
use the remaining one. Note that the SA busses and SD busses are configured independently so the 
number of SA busses does not have to be the same as that of SD busses.
The contention on SA busses is resolved by the MMC. The contention on SD busses is resolved 
by the DRAM dispatcher. When several memory accesses need the same SA bus or SD bus at the 
same time, the MMC or DRAM dispatcher picks a winner according to a round-robin algorithm 
and queues up the others. When a waiting queue becomes critically full, the sender (either MMC 
or SMC) will be stopped until there is enough room.
The width of the S A bus is always the same as the number of bits in a physical address. However, 
the width of the SD bus is configurable in ISIM, as is the clock rate of the SA bus or SD bus. Note 
that different clock rates maybe used for the SA bus versus the SD bus.
3.2 DRAM Dispatcher
The DRAM dispatcher is responsible for sending memory accesses coming from SA busses to the 
relevant SMC via RA busses and passing data between the MMC and memory banks via S A busses, 
RAM Data busses (RD bus), and Accumulate/Mux chips.
The RA bus is used to send memory accesses to SMCs. The Mux Data bus (MD bus) is used 
to pass data between the DRAM dispatcher and memory banks. If there is more than one SA bus, 
contention on the RA bus occurs when two accesses from two different SA busses simultaneously 
need the same RA bus. For the same reason, contention on SD busses or RD busses will occur 
if there is more than one RD bus or more than one SD bus. The DRAM dispatcher resolves the 
contention by picking a winner according to a round-robin algorithm and queuing up the others. If 
a waiting queue becomes critically full, the DRAM dispatcher will stop the sender (either MMC or 
SMC) from sending more requests.
The number of RA busses or MD busses is configurable. Each RA bus/MD bus must be used by 
the same number of SMCs. So the number of SMCs must be a multiple of both the number of RA 
busses and the number of MD busses. Note that SA busses and MD busses are set independently, 
so the number of SA busses is not necessarily the same as that of MD busses. The frequency of 
the RA bus, the width and frequency of the MD bus are configurable parameters too. Normally, the 
number of RA busses equals the number of SA busses; and the number of MD busses equals the 
number of RD busses. When there is only one SA bus, one SD bus, one RA bus, and one MD bus, 
the DRAM dispatcher does not need exist at all because the SA bus directly connects to the RA bus
1 Shadow  d esc rip to r is desc ribed  in Section  5
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and the SD bus directly connects to the MD bus. One goal of future work is to find out how many 
SA/SD/RA/MD busses are needed to provide satisfactory performance.
3.3 Data Accumulate/Mux Chips
The Accumulate/Mux chips are responsible for accumulating, multiplexing, and de-multiplexing 
between the MD bus and the independent RD bus. Specifically, it has two uses: first, to buffer 
transactions coming from the RD busses so that the RD busses can be freed up for other transac­
tions; second, to solve contention on SD busses by queuing all other contenders except the winner. 
Each Accumulate/Mux chip severs an exclusive subset of all RD busses and has a fixed-size queue 
to buffer incoming data in first-in-first-out order. When the queue becomes critically full, the Ac­
cumulate/Mux chip will inform the DRAM dispatcher or SMCs to stop sending more requests.
3.4 Slave Memory Controller
Each Slave Memory Controller controls one RD bus and several DRAM chips sharing the RD bus. 
The SMC has independent control signals for each DRAM chip. The basic unit of memory is a 
memory bank. Each memory bank has its own page buffer and can be accessed independently from 
all other banks. Some RDRAM chips let each page buffer be shared between two adjacent banks, 
which introduces a restriction that adjacent banks may not be simultaneously accessed. We ap­
proximately model this type of RDRAM by making the effective independent banks be half of its 
physical number of banks. How many banks each DRAM chip has depends on its DRAM type. 
Typically, each SDRAM chip contains two to four banks and each RDRAM chip contains eight to 
16 banks.
The following logic/functionality is included in the SMC:
• keeping track of each memory bank’s page buffer and deciding whether or not to leave page 
buffer open after an access;
• controlling an independent waiting queue for each memory bank and scheduling transactions 
in the waiting queue with the intention of reducing average memory latency;
• managing the interleaving of memory banks;
• controlling the data Accumulate/Mux chip;
• controlling DRAM timing and DRAM refresh.
When an access is broadcasted on a RA bus, all SMCs on the RA bus will see it, but only the SMC 
that controls the memory bank for that access will respond. The interleaving scheme determines 
which SMC responds to a specified physical address. The number of SMCs and the number of 
memory banks that each SMC manages are configurable in ISIM. So are the capacity, frequency, 
width, page buffer size, and minimum access size of each memory bank.
3.5 Plug-in Memory Modules
Two types of DRAM, namely Synchronous DRAM and Direct Rambus DRAM, are simulated in 
ISIM. Both types of DRAM were simulated based on the current IBM products [6] [7].
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DRAM is arranged as a matrix o f “memory cells” laid out in rows and columns, and thus a data 
access sequence consists o f a row access strobe signal (RAS) followed by one or more column ac­
cess strobe signals (CAS). During RAS, data in the storage cells of the decoded row are moved into 
a bank of sense amplifier (a.k.apage buffer or hot row), which serves as a row cache. During CAS, 
the column addresses are decoded and the selected data are read from the page buffer. Consecutive 
accesses to the current page buffer -  called page hits -  only need column addresses, saving the RAS 
signals. However, the hot row must first be closed before another row can be opened. DRAM also 
has to be refreshed hundreds of times each second in order to retain data in its memory cells.
3.5.1 Synchronous D RAM  ' >>■■■ ' 7 :
The synchronous DRAM synchronizes all input and output signals to a system clock and there­
fore makes the memory retrieval process much more efficient. In SDRAM, RAS and CAS signals 
share the same bus. SDRAM supports burst transfer to provide a constant flow of data. The pro­
grammable burst length can be two, four, eight cycles or a full-page. It has both “automatic” and 
“controlled” precharge commands, so a read or a write command can specify whether or not to leave 
the row open. ... ■ , ■ ,
RASA





DOUTA DOUTA DOUTB DOUTB
Part 1: two reads to the same row, without automatic precharge
Part 2: two reads to two different rows, without automatic precharge
Begin auto precharge Begin auto precharge
Part 3: two read transactions, with automatic precharge
Part 4: A write followed by a read to a different row, without automatic precharge
Figure 3: Examples of the sequences of SDRAM transactions
Figure 3 shows several sequences o f some SDRAM transactions. Assume all transactions access 
the same bank. Part 1 of Figure 3 displays the interleaving of two read transactions directed to the
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same row without automatic precharge commands. The second read hits on the hot row, so it does 
not need RAS signals. Part 2 of Figure 3 shows the interleaving of two read transactions directed to 
two different rows without automatic precharge commands. Since the second read needs a different 
row, the previous hot row has to be closed (i.e., a precharge command must be done.) before the 
second read can open a new row. Part 3 of Figure 3 shows two read transactions with automatic 
precharge commands (i.e., the row is automatically closed at the end of an access). When the au­
tomatic precharge is enabled, the sequence of two read transactions will be the same regardless of 
whether they access the same row or not. Part 4 of Figure 3 displays a write transaction followed 
by a read transaction that accesses a new row. An explicit precharge command must be inserted be­
fore the second transaction. Two restrictions are introduced by the write transaction: first, a delay 
(t D P L ) must be satisfied from the start of the last write cycle until the precharge command can be 
issued; second, the delay between the precharge command and the next activate command (RAS) 
must be greater than or equal to the precharge time (t R P ). Figure 3 also shows the key timing pa­
rameters of the SDRAM. Their meanings and typical values in SDRAM clock cycles are described 
in Table 1.
Symbol Meaning Value
t R A S minimum bank active time 7
t R C D R A S  to C A S  delay time 3
t A A C A S  latency time 3
t C C D C A S  to C A S  delay time 1
t R P precharge time 3
t D P L data in to precharge time 2
t D A L data in to active/refresh time (equals to t R P  +  t D P L ) 5
Table 1: Important timing parameters of Synchronous DRAM.
3.5.2 D irect Ram bus DRAM
The Direct Rambus DRAM is a high speed DRAM developed by Rambus, Inc. The RDRAM 
has independent pins for row address, column address, and data. Each bank can be independently 
opened, accessed, and precharged. Data and control information are transferred to and from the 
RDRAM in a packet-oriented protocol. Each of the packets consists of a burst of eight bits over the 
corresponding signal lines of the channel.
Figure 4 shows the basic operations of some RDRAM transactions, assuming all the transactions 
access the same chip. Part 1 of Figure 4 shows a read transaction with a precharge command, fol­
lowed by another transaction to the same bank. Part 2 of Figure 4 shows the effective overlapping 
between two read transactions directed to the same row. Part 3 of Figure 4 shows a read transaction 
without precharge command followed by a transaction to a different row. Just as with SDRAM, the 
hot row has to be explicitly precharged before the second transaction. Part 4 of Figure 4 displays an 
ideal steady-state sequence of dual-data read transactions directed to non-adjacent banks of a single 
RDRAM chip. The key timing parameters of RDRAM and their typical values in RDRAM clock 
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Part 1: A read transaction with precharge followed by another read.
A C Ta
R D a l R D a2 R D b l R D b2
Q (al) Q(a2) Q(bl) Q(b2)
Part 2: Two read transactions to the same row.
ACTa PRER ACTb
----- tRP -------
R D a l R D a2
Q (al) Q(a2)
Part 3: A read transaction without precharge followed by an explicit precharge command
ROW _ ACTa ACTb ACT c ACT d A C T e ACT f
COL R D a l R D a2 R D b l R D b2 RD c l RD c2 R D d l RD d2 RD el
DQ Q (al) Q(a2) Q (bl) Q(b2) Q(cl) Q(c2)
Part 4: Ideal interleaving of transactions directed to non-adjacent banks 
Figure 4: Examples o f  RDRAM operations
Symbol Meaning Value
t R C the minimum delay between two successive ACT commands 28
t R A S the minimum delay from an ACT command to a PRER command 20
t R C D delay from an ACT command to its first RD command 7
t R P the minimum delay from a PRER command to an ACT command 8
tC'AC delay from a RD command to its associated data out 8
t c c delay from a RD command to next RD command 4
t O F F P the minimum delay from the last RD command to a PRER command 3
t B U B  1 bubble between a RD and WR command 4
t B U B 2 bubble between a WR and RD command to the same device 8
Table 2: Important timing parameters of Rambus DRAM.
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3.6 Thoughts and Problems
Partitioning of Functionality -
Whether or not to implement the DRAM scheduler in one single chip is left to be solved in the 
future. Integrating everything into one chip probably will simplify hardware design, but it will lack 
scalability because the maximum number of RD busses that a DRAM Scheduler can support will 
be fixed.
Interleaving s
How to interleave the memory banks has not been studied. The interleaving of memory banks di­
rectly affects the inherent parallelism of DRAM accesses. The Impulse memory system exhibits 
quite different DRAM access patterns that are not seen in a traditional memory system. For ex­
ample, it may generate huge number of less-than-cache-size DRAM accesses, which do not exist 
in a traditional memory system. So the traditional interleaving schemes may not work well with 
Impulse. Searching for the right interleaving scheme is an important part of future work.
Contention on SA/SD/RA/MD Bus
How to resolve the contention on SA/SD/RA/MD bus is still undecided. Current assumption that 
there is a fixed-size queue for each bus may be unrealistic. One goal of future work is to find out 
whether or not it is worthwhile to have multiple SA/SD/RA/MD busses. If it is not, this issue will 
disappear automatically.
3.7 Source Codes and Configurable Parameters
Source codes for the DRAM backend ' :
dram/dram_aux.c: some helping functions
dram/dramJnit.c: initialization of the DRAM backend
dram/dram_debug.c: debugging support
dram/dram_main.c: main timing model of the DRAM backend
dram/dram_stat.c: statistics collection
dram/dram.h: definition of major data structures
dram/dram_func.h: all functions in the DRAM backend model
dram/dram_gen_def.h: some useful macros
dram/dram_param.h: parameters related to the DRAM backend '
Parameters about the configuration of memory system
DRAM_sa_bus_cycles: SA bus frequency
DRAM_sa_busses: the number of SA busses
DRAM_sd_bus_cycles: SD bus frequency
DRAM_sd_busses: the number of SD busses
DRAM_sd_bus_width: SD bus width
DRAM_num_banks: the number of memory banks
DRAM_num_smcs: the number of slave memory controller


































DRAM type, either SDRAM or RDRAM *
how long can a hot row be active
cycles of a refresh operation
cycles of a refresh period
DRAM clock rate relative to CPU clock rate
width of each DRAM bank
minimum DRAM access, in bytes
the block size, in bytes (i.e., cache line size)
an active row size, in bytes
trace execution, used for debugging the simulator
collect statistics related to the DRAM backend
dump detailed statistics for each component
generate trace file . . ■ .
name of trace file ..........  ;
maximum entries in trace file 
sampling step size ; ?







one R A S  latency 
time from R A S  to C A S  
one C A S  latency 
time from C A S  to DQ  
one D Q  latency 
one precharge latency








time from ACT packet to first RD packet 
time from RD command to the data out 
time for a RD packet
the minimum time from ACT command to PRER command 
the minimum time from last RD command to PRER command 
the minimum time between two successive ACT commands 
the minimum time from PRER command to next ACT command
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4 Master Memory Controller ; > s /
The Master Memory Controller is the core of the Impulse memory system. It communicates with 
processors and I/O adapters through the system memory bus and generates DRAM accesses. This 
section focuses on the memory performance model and the MMC’s internal architecture. Figure 5 
illustrates the controller’s high-level behavior. For the sake of simplicity, the memory controller 




Figure 5: Memory System Performance Model
The MMC holds incoming transactions from the system memory bus in several queues and gen­
erates DRAM accesses according to certain rules. Many queues -  the wait queue, read queue, ready 
queue, slave queue, bank queues, and data return queue -  are used in the Impulse memory system. 
Except for the slave queue, all the queues are processed in first-in-first-out order. The bank queues 
are controlled by SMCs; and all other queues are controlled by the MMC.
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4.1 Wait Queue
All transactions except copyouts are entered in the wait queue. Transactions are processed when 
they reach the head of the wait queue.
When a non-coherent read transaction reaches the head of the wait queue, it is stalled until the 
corresponding data are returned from the main memory or the memory controller cache; its address 
is then checked against writes in the ready queue. If there are no conflicts (i.e., read and write ad­
dress does not match), the read data are returned on the system bus; and the read is removed from 
the wait queue. If a conflict is detected, the read transaction will be moved into the ready queue for 
reissue. Coherent reads are treated identically except that they must wait for their coherency checks 
to complete. If a coherent read receives a copy out coherency response, its associated read data are 
discarded and the transaction is removed from the wait queue.
When a non-coherent write transaction reaches the head of the wait queue, it is removed from 
the wait queue and entered in the ready queue. Coherent write transactions are treated identically 
except that they must wait for their coherency checks to complete.
Copyout transactions are generated when dirty cache data -  cache-to-cache copy data, replaced 
victim data, or data forced out due to a flush -  are being written back to memory. In general, log­
ically correct operation is determined by the order in which transactions are issued to the system 
bus. Copyout transactions are exceptions since in some instances a transaction that appears on the 
bus before a copyout transaction must be treated as if it had occurred after the copyout transac­
tion. To guarantee transactions in the ready queue are logically correct in order, each client (CPU) 
must ensure that the copyout is issued to the system bus before sending the Cache Coherency Check 
(CCC) response for the conflicting transaction. If all transactions in the ready queue are performed 
in order, the results will be correct. The memory controller can therefore ensure correct behavior 
by placing all copyout transactions directly into the ready queue and all other transactions into the 
wait queue. Since a transaction does not move from the wait queue to the ready queue until after 
all CCC responses have been received for that transaction, any copyouts that should be logically 
complete before the transactions will be in the ready queue in front of it.
4.2 Read Queue
The read queue is used to reduce the memory latency for read transactions. Read transactions in the 
read queue are issued to the DRAM backend as quickly as possible; the transactions are not held in 
the read queue to wait for the CCC responses. When a read is received by the MMC, it is placed 
in both the read queue and the wait queue. The read placed in the read queue follows the fa st read 
path  and is called a fa st read. The read placed in the wait queue follows a path that is guaranteed to 
produce correct results and is called a logically ordered read. The fast read is performed with higher 
priority and will return incorrect data when conflicts happen. The MMC detects and resolves the 
conflict cases to ensure correct results.
Given that logically ordered reads will always yield the correct results, conflict cases only occur 
in the window of time between when a fast read is issued and when the corresponding logically 
ordered read is issued. Two steps are performed to detect conflicts.
First, at the time that a read exits from the wait queue, the ready queue is checked for any writes 
to the same address. If no conflicting writes are in the ready queue, the result from the fast read 
will be correct. If conflicting writes are found in the ready queue, the results from the fast read 
may not be correct and the read will be placed in the ready queue to wait for reissue. In general, 
the fast read queue has priority over the ready queue, so transactions may stay in the ready queue
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* Must drain the ready queue until we hit the read when , , .
* conflicts have been detected. .. - . . :
if (drainreadyq) {
next_transaction = FIFO_pop(ready_queue);
if (next_transaction is READ) - ■
drainreadyq =0; 1 '
} . . . .
/* ; . .
* Look for possible ready queue overflow .
*/ '
else if (lengthof(ready_queue) > READYQ_OFLOW ||




* Otherwise, issue the head of the read queue. . .
*/
else
next_transaction = FIFO_pop(read_queue); 
send_to_DRAM_backend(next_transaction);
Figure 6: Code segment to issue transactions to the DRAM backend.
for many cycles. When a conflict occurs, the ready queue is temporarily given priority over the fast 
read queue until the logically ordered read has exited the ready queue and been issued to the DRAM 
backend.
Second, whenever a write is issued to the DRAM backend, the wait queue is checked for any 
conflicting reads, which may or may not have been issued to the DRAM backend. This check is 
necessary because a conflicting write may be issued to the DRAM backend after the fast read is 
issued to the DRAM backend but before the conflict check is performed. (Note that once a write has 
been issued to the DRAM backend it is logically complete and is removed from the ready queue.) 
If such a conflict is found, the MMC will use the results of the logically ordered read instead of the 
fast read. This may result in false conflict cases, but the returned data are always guaranteed to be 
correct.
4.3 Ready Queue
The ready queue holds both copyout transactions taken directly from the system memory bus and 
transactions moved from the wait queue. Transactions in the ready queue are ready to be issued to 
the DRAM backend. Usually, most transactions in the ready queue are writes. Because the latency 
of completing writes is not as critical to system performance as the latency of completing reads, the 
read queue is given priority over the ready queue in most cases. Figure 6 gives the algorithm used 




All transactions that come from the read queue and the ready queue are placed in the slave queue. 
The primary purpose of the slave queue is to coordinate the use of memory system resources such as 
the data busses and memory banks. A transaction in the slave queue is removed when it is removed 
from its bank queue if the transaction is a normal access, or when all of its spawned transactions 
are removed from their bank queues if the transaction is a shadow access. Since transactions in 
different bank queues may be processed at different speeds, the slave queue will not be processed 
in first-in-first-out order.
The slave queue is an obsolete feature from the original system. In the Impulse memory system, 
the same coordinating functionality has been moved to the DRAM scheduler and SMCs. The only 
use of the slave queue is to control the total number of outstanding transactions sent to the DRAM 
backend, which actually can be accomplished by one single counter-register.
4.5 Bank Queues
Each transaction issued to the DRAM backend affects only one memory bank. Determining which 
memory bank is addressed by a particular transaction is a function of the number and size of memory 
banks and the interleaving scheme. A bank queue is placed in a relevant SMC. Currently, we are 
designing an algorithm for reordering the bank queues to reduce the average memory access latency.
4.6 Data Return Queue
The data return queue is used to hold data that have been returned from the DRAM backend, but 
have not yet been sourced to the system bus. Time spent in this queue is added directly to the mem­
ory latency perceived by the processor, so this queue should be empty most of the time. Data return 
has highest priority on the system bus, which means data usually do not need to be placed in the 
data return queue. However, there are three circumstances under which data are placed into the data 
return queue. The first case is when a multi-cycle transaction has started on the system bus. The 
data have to wait in the data return queue until the multi-cycle transaction completes. The second 
case is when this transaction’s CCC responses have not been received. The transaction has to stay 
in the wait queue and the data are placed in the data return queue until its CCC completes. The third 
case is when the remapping controller and the DRAM backend transmit data on the system bus at 
the same time.
4.7 Impulse Remapping Controller
Each shadow transaction from the read queue or the ready queue has to be processed by the Impulse 
remapping controller before accessing the DRAMs. The Impulse remapping controller translates 
each shadow address to one or more physical addresses and pushes a transaction into the bank queue 
for each generated physical address. When the data associated with the shadow transaction are re­
turned from the DRAM backend, they also have to go back to the remapping controller for further 
processing. Details about the Impulse remapping controller are presented in Section 5.
4.8 Flow Control
In a queue-based system, some set of algorithms or protocol rules are required to ensure that none 
of the queues overflows. The size of each queue in the Impulse memory system is fixed. So is the
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number of total write data registers in the MMC.
When the MMC runs out of write data registers, it denies all other devices to access the system 
bus. The ready queue has (1 + the number of write data registers) entries. Since the ready queue 
can hold at most one read with the rest being writes, it can never overflow. When both the wait 
queue and the ready queue are full, the MMC denies all other bus modules to access the system 
bus. When the wait queue is full but the ready queue is not, the MMC will disallow any transactions 
except copyouts. The read queue has the same size as the wait queue and every transaction in the 
read queue must also have a copy in the wait queue, so the read queue can never overflow. When 
the slave queue is full, the MMC will stop issuing transactions to it. Flow control for the data return 
queue is accomplished by never issuing a read transaction to the DRAM backend until there is an 
empty slot in the data return queue.
4.9 Thoughts and Problems 
Bank Queue Reordering
No bank queue reordering algorithm has yet been designed. Intuitively, a good reordering algorithm 
should have the following features: giving non-prefetching accesses priority over prefetching ac­
cesses, determining whether or not to leave a row open after each access, putting accesses to the 
same row close to one another, guaranteeing no access will wait in a queue for a very long time, 
and ensuring the logically correct order while performing reordering.
Flow Control of the Bank Queue
Flow control on the bank queues is missing in the current design. In the original design, each bank 
queue had the same size as the slave queue. The flow control on the slave queue guaranteed no 
overflow in any bank queue. However, in Impulse, each transaction placed in the slave queue may 
send multiple transactions to the bank queues. The experiments showed that a bank queue with the 
same size as the slave queue would easily overflow in Impulse. Possible solutions for this problem 
are:
• increasing the depth of memory bank, i.e., the size of the bank queue (this is what we are using 
now);
• putting the remapping controller before the slave queue, and placing transactions generated 
by the remapping controller into the slave queue and stopping the remapping controller when 
the slave queue overflows;
• creating a connection between the remapping controller and the SMCs so that when a shadow 
descriptor generates a transaction whose designated bank queue is full, it will be stopped from 
generating new transactions until there is more room.
Remapping Controller Placement :
When to start shadow address translation, i.e., where to put the Impulse remapping controller, may 
affect performance significantly. The remapping controller is placed between the ready queue and 
the bank queues in current design. One alternative is to put it in parallel with the wait queue. So 
the address translation can be started when a transaction is placed in the wait queue, i.e., when the 
transaction is coming off the system bus. Each design has its advantages and disadvantages.
The Impulse remapping controller could be placed in parallel with the wait queue.
•  Pros
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-  Remapping is started as early as possible, which means remapping overhead is reduced 
as much as possible.
-  Real physical addresses participate in coherency checks. This is critical if data may be 
■ addressed by both shadow address and non-shadow address at the same time and those
data are allowed to be written. ;
, • Cons ....
-  Such a placement may generate huge number of transactions. The sizes of all queues have 
to be increased. .
-  Many more coherency checks are needed.
-  The address remapping may take many cycles. A transaction whose remapping takes 
many cycles will stall all transactions behind it in the wait queue.
-  The distance between the remapping controller and the DRAM chips is logically long, 
which means passing data between them is not efficient.
-  The performance model has to be modified significantly.
The Impulse remapping controller could be placed after the ready/read queue and before the 
bank queues.
• Pros
-  This organization is easy to integrate into the original system. Very little change is needed 
in the performance model.
-  It will not stall other transactions unnecessarily.
-  Communication between the remapping controller and memory banks is efficient.
• Cons
-  Shadow physical addresses, not real physical addresses, participate in coherency check.
, -  The address remapping is started relatively late.
4.10 Source Codes and Configurable Parameters
Source codes - ,
mmc/mmc_aux.c: some auxiliary functions
mmc/mmc Jnit.c: initialization of memory controller
mmc/mmc_debug.c: debugging support < . < - :
mmc/mmc main.c: performance model
mmc/mmc_stat.c: statistics collection
mmc/mmc_global.h: definition of global variables . , s ■ .■ .
mmc/mmc_param.h: definition of parameters . v
mmc/mmc.h: definition of major data structures
mmc/mmc_func.h: definition of functions
mmc/mmc_gen_def.h: some useful macros .
mmc/mmc_stat.h: data structures to record statistics
Almost all parameters related to the performance model are hardcoded in current implementation. 
Parameters about the remapping controller can be found in section 5.
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5 Impulse Remapping Controller
/P-' ' ' . ■ /' • .
Figure 7: Impulse Remapping Controller Block Diagram
Figure 7 shows the internal structure of Impulse remapping controller. The Impulse remapping con­
troller contains several shadow descriptors (seven in current design) and a memory controller TLB. 
Each shadow descriptor includes some control registers, a small SRAM cache, a simple ALU, and 
the assembly logic. The control registers store remapping information such as remapping type and 
shadow address space region. The small cache holds remapped data prefetched from DRAM. The 
simple ALU translates shadow addresses to pseudo-virtual addresses, which will be translated into 
real physical addresses by the MTLB. The assembly logic gathers sparse data retrieved from DRAM 
into dense cache lines. The functionality of shadow descriptors ALUs has yet to be completely 
specified. For now, we assume only integer operations, all of which complete in a single memory 
cycle.
The control registers are memory-mapped and have to be set with appropriate values before be­
ing used to perform remapping. Only the operating system is allowed to configure the remapping
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controller. All the shadow descriptors use the same memory addresses for their control registers. 
When the operating system tries to configure a shadow descriptor, it will first send the index num­
ber of the selected descriptor to the remapping controller, and then write information to the control 
registers in that shadow descriptor.
Only one read or write transaction is allowed to access a shadow descriptor at one time. The 
remapping controller has a queue for each shadow descriptor to hold the waiting transactions in 
first-in-first-out order. The size of each queue equals the size of the slave queue.
Currently, the Impulse remapping controller supports the following remapping algorithms: strided 
scatter/gather; scatter/gather through an indirection vector; no-copy page coloring; and no-copy su­
perpage formation. Each different remapping algorithm uses different information and procedure 
to remap data. The following subsections describe these remapping algorithms in detail.
5.1 Strided Scatter/G ather
Non-unit stride accesses are common in real applications. Examples include accessing matrices by 
column-major (or row-major) when the matrices are stored in the opposite order, accessing the same 
field of every record in a database, and accessing tiles of a dense matrix. Applications with non­
unit stride accesses may load cache lines in which most of the data goes unused by the CPU. This 
causes problems like cache pollution, low bus utilization, and low cache hit ratios. Impulse can cre­
ate cache-friendly aliased data structures in shadow address space such that these dense structures 
contain only the strided data accessed by the CPU. The following example illustrates creating and 
using such an alias vector for a program that calculates the sum of all employees’ salaries.
s t r u c t  r e c o r d  { 
f l o a t  s a l a r y ;
} a l l _ e m p l o y e e s [ T O T A L _ E M P L O Y E E S ] ;
f o o ( )  {
f l o a t  s u m  = 0 ;
f l o a t  * s a l a r i e s  = I m p u l s e _ r e m a p ( s i z e o f ( s t r u c t  r e c o r d ) ,
s i z e o f ( f l o a t ) ,
O F F S E T ( s t r u c t  r e c o r d ,  s a l a r y ) ,
. TOTAL_EMPLOYEES, . . . ) ;
f o r  ( i n t  i  = 0 ;  i  < TOTAL_EMPLOYEES; i + + )  
s u m  += s a l a r i e s [ i ] ;  .
}
Impulsejremap() is a system call to set up the remapping controller. It first chooses a shadow 
descriptor and then writes necessary information into it. In our example, the information that the 
remapping controller needs includes:
saddr.start: starting shadow address -  the physical address of salaries[0]; 
stride_size: stride size -  sizeof(struct record)', .
object_size: object size -  sizeof(float); i
object-count: number of objects -  TOTAL.EMPLOYEES; 
object_offset: offset of required object in the stride -
(&(alLemployees-> salary) — alLemployees); 
ptable.ptr: a dense, flat page table to map the original data structure alLemployees 
from virtual pages to physical pages.
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When the remapping controller receives a shadow access saddr, it performs as followings.
0. Calculate the number of DRAM accesses needed to gather a cache line:
if object_size < cache_line_size, count = cache_line_size / object_size;
if object_size > cache Jine_size, count = 1.
This step is actually done when the mapping is initialized. Once the mapping is set, it will not 
change until explicitly reset.
1. Calculate the offset in shadow address space: '
soffset = saddr — saddr_start. '
2. Calculate the index of the stride that contains requested object:
index = soffset / object_size.
If object_size > cache_line_size, calculate the offset of the requested cache line in the object: 
coffset -  soffset % objecLsize.
3. Calculate the offset in pseudo-virtual address space:
voffset = index x stride_size + object.offset (+ coffset, if object_size > cache Jine_size);
4. Look up the physical address paddr in the MTLB. If the lookup misses in the MTLB, the 
MTLB will access physical memory for the relevant page table entry.
5. Access physical memory at physical address paddr for „
object^size bytes, if object_size < cache Jine_size; 
cache Jine s ize  bytes, if object_size > cache_line_size.
6. if ( -  -count > 0), calculate the next item’s offset in pseudo-virtual address space:
voffset += stride_size; 
goto step 4;
Steps 4-6 are fully pipelined, so a new physical address can be generated each cycle. This pipeline 
is stalled only when an MTLB miss occurs in step 4. After all the memory accesses complete, the 
relevant shadow descriptor will create a dense cache line and send it back to the requester through 
the system bus.
5.2 Scatter/G ather Through an Indirection Vector
This type of remapping is used by applications that access their major data structures through indi­
rection vectors. The following is a simple example of using this remapping.
f o o ( )  {
i n t  i v _ a r r a y [ I V S I Z E ] ; 
d o u b l e  m a j o r _ d a t a [ S I Z E ] ;
# i f n d e f  U s e _ I m p u l s e _ O p t i m i z a t i o n  ■ ' ' '
/ *  N o n - i m p u l s e  v e r s i o n  * /  
f o r  ( i  = 0 ;  i  < I V S I Z E ;  i + + )
. . .  = . . .  m a j o r _ d a t a [ i v _ a r r a y [ i ] ]  . . .  ;
# e l s e
/ *  I m p u l s e  v e r s i o n  * /  : ■ . . .
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„ d o u b l e  * a l  i a s  a r r a y  = I m p u l s e  r e m a p  ! . . . ) ;  ; -ii: r - ■ . ■:<'
. f o r  ( i  = 0 ;  i  < I V S I Z E ;  i + + )  '
. . .  = . . .  a l i a s _ a r r a y  [ i ] . . . ; . ,,, ■
# e n d i f
The following information is needed for performing a scatter/gather mapping through an indi­
rection vector.
saddr_start: starting shadow address
stride_size: stride size . . .
object_size: object size
object.count: number of objects
object.offset: offset of required object in the stride
iv_elem_size: element size of the indirection vector
iv_paddr_start: starting physical address of the indirection vector
ptable_ptr: dense, flat page table mapping original data structure
iv_buffer: a cache line to store elements of the indirection vector
The shadow descriptor takes the following actions to gather a cache line of data addressed by 
shadow address saddr.
0. Calculate how many DRAM accesses are needed to gather a cache line:
if object_size < cacheJine_size, count = cache_line_size / object_size;
if object_size >  cache_line_size, count -  1.
This step is actually done when the mapping is initialized. Once the mapping is set, it will not 
change until explicitly reset.
1. Calculate the offset in shadow address space:
sojfset = saddr — saddr _start.
2. Calculate the index of the requested object:
index = sojfset / object_size.
If object_size > cache_line_size, calculate the offset of the requested cache line in the object 
coffset = sojfset % object_size.
3. Calculate the physical address for the associated element of the indirection vector:
ivjpaddr = iv_paddr_start + index x iv_elem_size;
4. If ivjpaddr is not in iv.buffer, the shadow descriptor fetches a whole cache line containing 
the required indirection vector element from physical memory into iv_buffer. The shadow de­
scriptor then interprets the element to get its value rindex, which is the index into the original 
array.
5. Calculate the offset in pseudo-virtual address space:
rindex x stride_size + object_offset (+ coffset, if object_size > cache_line_size).
6. Look up the physical address paddr in the MTLB. If the lookup misses in MTLB, the MTLB 
will access physical memory for the relevant page table entry.
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7. Access physical memory at physical address paddr for
object^size bytes, if object_size < cache Jine_size; v * : >
cache Jine^size bytes, if object_size > cacheJine_size.
8. if ( -  -count > 0), calculate the physical address of the next indirection vector element:
ivjpaddr += iv_elem_size;
goto step 4;
When an application sets up scatter/gather remapping through an indirection vector via the op­
erating system, the operating system moves the indirection vector into a contiguous physical space. 
So the physical addresses of indirection vector elements can be used directly by the remapping con­
troller.
As with the strided remapping, steps 4 to 6 are pipelined to generate one physical address each 
cycle. MTLB misses stall the pipeline.
5.3 No-copy Page Coloring
No-copy page coloring is designed to optimize data layout in physically indexed caches. The exam­
ple in Figure 8 explains how the no-copy page coloring works. This example maps data structure 
A to the third quadrant of a physically-indexed L2 cache. The operating system first allocates a 
shadow address space four times of the size of L2 cache and then creates a page table in the CPU 
to map each quarter of A to an appropriate region in the allocated shadow address space, as shown 
in Figure 8. Assuming the allocated shadow address space is L2-cache-size-aligned, all the grey 
boxes in the shadow address space are mapped into the same portion of the L2 cache. Note that the 
white spaces in shadow address space are wasted in this design. Since shadow address space is not 
directly backed up by real physical memory, wasting shadow address space will not waste any real 
physical memory.
The following information is needed to perform the no-copy page-coloring remapping.
saddr_start: starting shadow address
cache_size: effective cache way size (size / associativity)
color_size: size of the region to which remapped data are mapped
color_offset: offset in the region to which remapped data are mapped
ptable_ptr: a page table mapping original data structure
When a shadow descriptor receives a shadow access saddr, it takes the following actions.
1. Calculate the offset in shadow address space:
soffset = saddr - saddr_start.
2. Calculate the index of the color where requested object lies:
index = sojfset / cache_size; 
and the offset of requested data in this color:
coffset = soffset % cache_size - color_offset.
3. Calculate the offset in pseudo-virtual space:








Figure 8: Map A into the third quadrant of L2 cache
4. Look up the physical address paddr  in the MTLB. If the lookup misses in MTLB, the MTLB 
will access physical memory for the relevant page table entry.
5. Access physical memory at physical address paddr  for
cache J in es ize  bytes.
5.4 No-copy Superpage Formation
This type of remapping creates superpages from disjoint physical pages without copying[l]. It can 
be used by applications which suffer from TLB performance. This remapping needs only the start­
ing shadow address and the page table. Since the offset in shadow address space is the same as the 
offset in pseudo-virtual address space, the physical address generation is simply two steps: calcu­
late the offset in shadow address space and perform the MTLB lookup.
5.5 Thoughts and Problems 
ALU
There are many divisions and multiplications in the remapping algorithms described above. If a di­
vision is really needed, the latency of a division operation surely will not be the assumed one cycle.
L ogical Layout o f  A:
L2 Cache:
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If the object s iz e  (for scatter/gather) or cache-line s iz e  (for page coloring) is a power of two, a divi­
sion can be replaced by a simple bit shift operation. Likewise, if the stride s iz e  (for scatter/gather) 
or the co lo rsize  is a power of two, a multiplication can be replaced by a simple bit shift operation. 
In real applications, the object size is usually a power of two but the stride size is often not. We 
will have to determine whether or not Impulse should support division. If no division unit is used, 
the compiler must find a way to pad each stride or each object to be a power of two. If both the 
stride size and object size are powers of two, all the arithmetic operations are basically bit opera­
tions. Figure 9 shows how easily the remapping can be done for the most complicated remapping
— scatter/gather through an indirection vector — when the size of each data item is a power of two.
Step 1: no calculation
I
soffset
saddr: saddr_start index objsize
0 ..... 0 index iv elem size
Step 2: no calculation
iv_paddr_start Step 3: one addition
Access memory for "rindex" —  Step 4: one memory access
Assemble pseudo-virtual address: 0 0 rindex stride offset
pvirtual page number page offset
MTLB
Physical address: physical page number page offset
Step 5: no calculation
y
Access DRAM
"Step 6: MTLB lookup
Step 7: To DRAM
Figure 9: Address manipulations in scatter/gather through an indirection vector, assuming s t r id e s iz e ,  o b je c t s i z e ,  and 
i v - e le m s i z e  all are powers of two.
Security/Boundary Checks
Security/boundary checks are missing. When and how to perform boundary checks is still unde­
cided. The simplest way is to use a page table. If the page table shows that a pseudo-virtual address 
is out of bounds, the transaction will be aborted. But this strategy may raise problems when a cache 
line is gathered across page boundaries. For example, if the first half of a cache line should be gath­
ered from page A, which is valid, and the second half should be gathered from page B, which not 
valid, this cache line can not be correctly gathered because there is no way to fetch its second half.
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A simple solution is to put restrictions on remapping — never allowing scatter/gather to cross page 
boundaries. Another solution is to check every pseudo-virtual address. For scatter/gather through 
an indirection vector, we also have to check every access to the indirection vector. If the boundary 
check should be applied, we must decide whether to handle it in parallel with other operations or 
to make it an independent stage in the simulation model.
Page Faults
The current simulator does not have a mechanism to handle page faults generated by the MTLB. 
There are two obvious solutions: first, abort this transaction and let CPU load the page into main 
memory, then reissue this transaction; second, add an extra communication mechanism between 
the CPU and the MMC so that the MMC can instruct the CPU to load a required page, and the CPU 
can then inform the MMC when the required page has been loaded.
Number of Control Registers
Not all the remapping algorithms use the same number of control registers. If all shadow descrip­
tors are given the same number of control registers, some control registers will not be used by some 
remapping algorithms. If control registers are expensive, we have to find a way to conserve control 
registers. One possible solution is to give each shadow descriptor different number of control reg­
isters and let it handle only one or several specified remappings, depending on how many control 
registers it has. Another solution is to convert “unused” control registers into data buffers.
Waiting Queue Control
The current design uses a big waiting queue for each shadow descriptor, which seems unreason­
able. One alternative is to use a global queue for all shadow descriptors. If the global queue is not 
larger than the slave queue, no extra flow control is required. If the global queue is smaller than 
the slave queue, the MMC has to be stopped when the global queue is full. A global queue will 
not maintain first-in-first-out ordering, however. Transactions in the global queue will be started as 
soon as the corresponding shadow descriptor becomes available, which will happen in a dynami­
cally determined order.
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6 MC-based Prefetching and MCache
System  M emory Bus
Bank Queues
Figure 10: The memory performance model with MCache
The second important feature of Impulse is its supporting for prefetching at the memory controller
-  MC-based prefetching. The MC-based prefetching uses a small SRAM cache -  MCache -  in the 
memory controller to significantly reduce the effective memory latency perceived by the processor. 
Specifically, the Impulse memory controller can speculatively load data from the DRAMs into the 
MCache. If a memory request hits in the MCache, the MMC can quickly provide the requested data 
without going through a full DRAM access (which contributes the majority of a memory latency). 
Figure 10 shows the MCache’s position in the memory performance model. The MCache intro­
duces one more cycle into the critical timing path of a memory access. Since the MMC is fully 
pipelined, it adds only one cycle into a sequence of continuous accesses. Compared to 50-plus- 
cycle memory latency, one extra cycle is insignificant. So MC-based prefetching has great potential 
to hide DRAM latency but should never noticeably degrade performance. MC-based prefetching 
is more important for shadow accesses than for non-shadow accesses. Each shadow access goes
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through the remapping controller, which may take from several cycles to hundreds of cycles. It is 
crucial for the MMC to start loading shadow data as early as possible to hide the cost of remapping.
6.1 MC-based Prefetching
MC-based prefetching challenges designers in several ways. The first challenge is to determine 
what kind of algorithm MC-based prefetching will use and how aggressive it should be? Right 
now, we use a simple algorithm: sequential prefetching for non-shadow data, and configurable- 
stride prefetching for shadow data.
The second challenge is to decide when to generate a prefetch address and when to issue a prefetch. 
A prefetch address may be used immediately, or be saved and used later. A prefetch does not need 
to perform coherency check regardless of whether the transaction spawning the prefetch is coherent 
or not because the coherency check will be performed when the CPU issues a memory request for 
the prefetched data.
The possible times in the performance model to generate prefetch addresses are:
1. when transactions are placed in the wait queue;
2. when transactions come off the wait queue;
3. when transactions return from the DRAM backend.
Which one is better depends on the applications’ access patterns. For example, an application 
that performs computation for a while and then generates a burst of memory transactions, it may be 
the best to generate prefetch addresses when transactions return from the DRAM backend. For an 
application that generates sequential memory transactions uniformly, generating prefetch addresses 
when transactions are placed in the wait queue may be the best choice.
The possible times to issue prefetches are:
1. when a prefetch address is generated;
2. when both the read queue and the ready queue are empty;
3. when no outstanding transactions exist in the MMC.
If one of the last two options is selected, a prefetch will not be issued at the same time that the 
address is generated, and the MMC will have to save the prefetch address somewhere. To issue a 
prefetch when its address is being generated seems like a good choice because the MMC is lightly 
loaded in the current scalar-uniprocessor system. When the memory system is heavily loaded, gen­
erating a prefetch address for every read transaction will make the MMC and DRAM backend too 
busy to complete normal transactions with reasonable latency. In this case, issuing prefetches when 
both the read queue and the ready queue are empty or when the MMC is free will cause every few 
prefetches. These facts must be considered in the design of the prefetch algorithm.
Not all the combinations of the options mentioned above are valid. For example, combining case
2 of generating prefetch addresses with case 2 of issuing prefetches does not make sense; and com­
bining case 1 of generating prefetch addresses with case 1 of issuing prefetches allows a prefetch 
to go ahead of the transaction that triggered the prefetch.
Since address remapping may take many cycles, a prefetch transaction may occupy a shadow 
descriptor for a long time. If a non-prefetch transaction needs a shadow descriptor being used by 
an ongoing prefetch, it has to wait until the prefetch transaction completes its address translation.
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Because the cycles waiting for a shadow descriptor are directly added to the memory latency, the 
prefetch transaction should be either suspended or aborted. The current simulator does neither sus­
pension nor abortion. The prefetch strategies used in the current design have worked well for the 
applications tested. Other applications may benefit from a more sophisticated algorithm.
6.2 MCache Organization
The MCache includes a modest-size buffer to store prefetched, non-shadow data and a tiny buffer 
(two-four cache lines) for each shadow descriptor to store prefetched, shadow data. The tiny buffer 
for each shadow descriptor is fully-associative, and its design is trivial. Except where stated other­
wise, the MCache represents the modest-size buffer for non-shadow data in the following discus­
sion.
The MCache uses a FIFO replacement policy. The behavior of the MCache is quite different 
from that of CPU caches. Since the most frequently used data should reside in the CPU caches, the 
MCache data will probably not be used frequently. Replacement policies such as LRU and NRU 
simply do not work well with the MCache. Our experiments show that FIFO outperforms LRU in 
all cases tested.
The MCache is four-way associative, physically indexed, and physically tagged. Its normal size 
is 4kilobytes. Its line size equals the size of an L2 cache line. The MCache uses a write-invalidate 
protocol, i.e., any write memory transaction invalidates the matched data in the MCache. So the 
data in the MCache can never be dirty, which means that victim data can simply be discarded when 
a conflict occurs. Each MCache line has the following format:
used (lbit) state (lbit) physical tag (22bits) data (32-128bytes)
The used bit indicates whether or not this line is in use. The state bit indicates the state of this 
line — either Prefetching or Valid. The tag is the most significant 22 bits of a physical address. 
Prefetching means that the data are being prefetched right now but have not returned from physical 
memory. After the prefetched data have returned, the state bit will be changed to Valid. In order to 
avoid generating duplicate DRAM accesses when a cache line being prefetched is also requested 
by a processor, an MCache line is reserved when a prefetch transaction is issued. If an access needs 
the same data that an ongoing prefetching transaction is fetching, it will hit in the MCache and wait 
for the return of the desired data. A line reserved for an ongoing prefetch transaction will not be 
victimized before the prefetched data return. In the case that all of four lines that a prefetch trans­
action can use are occupied by other ongoing prefetch transactions, the new prefetch transaction is 
simply discarded.
6.3 Thoughts and Problems 
About MCache
Currently, non-shadow data have their own buffer and each shadow descriptor has its own buffer 
too. Would it be good to put the buffers in all shadow descriptors together, or to coalesce all buffers 
in the MMC? In current design, the buffers residing in the unused shadow descriptors are wasted. 
If we keep the current design, how could we make those otherwise unused buffers available for the 
active shadow descriptors.
The FIFO replacement policy outperforms both LRU and NRU in our experiments. It will be 




The following questions need to be answered. When should the MMC generate prefetch addresses? 
When should it issue prefetches? Should it, under what circumstances, abort ongoing prefetch 
transactions? What kind of algorithm should MC-based prefetching eventually use, and how ag­
gressive should it be? Should the MMC generate a prefetch address for each load transaction, for 
only a subset of the load transactions, or for more types of transactions other than just load.
6.4 Source Codes and Configurable Parameters
Source codes
mmc/mmc_cache.c: memory controller cache
mmc/mmc_prefetch.c: MC-based prefetching
mmc/mmc.h: data structures used by MC-cache module
Parameters about MC-based prefetching and the MCache
MMC_prefetch_on: turn on/off MC-based prefetching
0 turn it off
1 prefetch non-shadow data only
2 prefetch shadow data only
3 prefetch both non-shadow and shadow data
1,2,3 to issue prefetch when data return from DRAMs
4 to issue prefetch when both read and ready queue are empty
8 to issue prefetch when the MMC is free
MMC_cache_update: use write-update protocol for MCache
MMC_cache_replace: replacement policy of MCache
MMC_cache_size: size of MCache
MMC_cache_line_size: line size of MCache
MMC_cache_associativity: associativity of MCache 
MMC_descache_size: size of the buffer in each descriptor
MMC_descache_associativity: associativity of the buffer in each descriptor
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7 Memory Controller TLB
The MMC first translates shadow addresses to pseudo-virtual addresses, and then translates pseudo- 
virtual addresses to physical addresses. The mapping from pseudo-virtual addresses to physical 
addresses is like the one from virtual addresses to physical addresses in the CPU/MMU. Just as 
the CPU uses the TLB (Translation Lookaside Buffer), the MMC uses a memory controller TLB 
(MTLB) to accelerate the pseudo-virtual to physical translations.
7.1 Hardware Design
When an application issues a system call to remap data, the operating system creates a dense, flat 
page table to store the pseudo-virtual-to-physical translations of the data structure being remapped. 
We refer to this page table as the memory controller page table. Since the memory controller page 
table is dense and flat, it can be indexed by the virtual offset of the original data structure. Each 
4-byte entry of the memory controller page table has the following format:
valid (1) re f (1) modify(l) fault(l) frame(20) unused(8)
The valid bit indicates whether this mapping is valid. The reference bit indicates whether a page 
has been referenced. This bit is set on the first MTLB miss for the page. The modify bit indicates 
whether a page has been written. This bit is set on the first write reference for the page. The fault 
bit indicates whether the page is in the main memory. The frame is the physical page number. As­
suming 32-bit physical address and 4kilobytes page size, the frame has 20 bits. The eight unused 
bits are reserved for future expansion.
In the simulator, the MTLB has configurable size and associativity, uses a Not Recently Used 
(NRU) replacement policy, and has a one-cycle access latency. Each entry of the MTLB has the 
following format:
valid (lbit) locked (lbit) tag (20bits) refcount (16bits) PTE (4 bytes)
The valid bit indicates whether or not this mapping is valid. The locked bit indicates whether or 
not this entry is reserved for an ongoing MTLB-fill transaction. A tag is formed by a pseudo-virtual 
page offset and the index number of the shadow descriptor that generated this pseudo-virtual ad­
dress. The refcount bit records the total number of references to the page. It is used to implement the 
NRU replacement policy. To avoid overflow in refcount, refcount is reset after every a configurable 
number of translations.
A small buffer inside the MTLB is used to cache the page table entries loaded from physical 
memory. Each MTLB miss checks the buffer first before sending a fill request to DRAM. If an 
MTLB miss hits in the buffer, it only takes one extra cycle to load the translation into MTLB. If it 
misses in the buffer, the MTLB will generate a fill request to load a cache line containing 32 trans­
lations from physical memory. The Following pseudo-code describes the behaviors of the MTLB 
when it receives a lookup request.
If (lookup hits in the MTLB) {
if (the entry's valid bit is set) 
goto hit_MTLB; 
else /* the entry's valid bit is not set */ 




else { /* the lookup failed in the MTLB */ 
check for a match in the buffer; 
if (hit in buffer) {
take one cycle to load the translation into the MTLB; 
goto hit_MTLB;
}
else { /* missed in buffer */
launch a read transaction to load translation from memory; 
wait until read return fills the buffer;






* form physical address 
*/
merge physical page frame number from the MTLB entry 
with page offset portion of the pseudo-virtual address;
/*
* Set reference/modified bits appropriately.
* Write it back to main memory if the translation is changed.
*/
if (this is the first reference/write on the given page) { 
set reference/modified bit; 
write the translation back to main memory;
}
The translations in the MTLB must be kept consistent with the ones in main memory. If the 
MTLB did not write the modified translations back to main memory immediately, fatal errors would 
occur. For example, if a given page translated by the MTLB is written and the MTLB does not 
write the translation back to physical memory before the page is evicted out of physical memory, 
the operating system will not know that the modified bit was set and will not write the page back 
to disk. Consequently the writes at the page will be lost.
In the simulator, the MTLB fill or write-back requests are non-coherent memory transactions 
and are put in an independent queue which has higher priority than both the read queue and the 
ready queue. Any MTLB access should be completed as soon as possible so that it can release the 
dependent transactions as early as possible. This is why the MTLB-initiated transactions are given 
the highest priority.
7.2 Source Codes and Configurable Parameters
Source codes
mmc/mmcJlb.c: MTLB simulator
mmc/mapcontroller.h: data structures related MTLB










whether or not to use MTLB 
turn on/off statistics collection 
turn on/off debugging printing 
number of entries in MTLB 
associativity of MTLB 
size of the buffer in MTLB
the number of transactions needed to reset “refcount” 
cycles of MTLB tag check
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